00	-		-	n 4	4	u	7		SI. No.		T
Interrupts:-8085 Interrupts, Masking of Interrupt(SIM,RIM)	Stack, Stack pointer &Stack top	Register Organizations, Distinguish between SPR & GPR, Timing & Control Module	Penister Organizations District 111 01 0000 Microprocessor	Signal Description (Din diogram) - 60005 (Company)	Basic Architecture of energy of the Microsoft	General Bus structure Rlock diagram	Concept of Address bus. Data hirs: Control hirs & Circlen: Burgership	Cant-1: Microprocessor (Architecture and Programming-8085-8-bit)	Topics to be covered	NAME OF FACULTY: Mansha Par Canal SUBJECT BRANCH & SEMESTER:-ETC (4TH SEM) TOTAL NO. OF STUDENT IN THE CLASS:- 30 TOTAL NO. OF CLASSES REQUIRED:-75 SESSION:-2021-22	OLYTECHNIC, TARABAI, LESSON PLAN
24/3/22	23/3/22	22/3/22	21/3/22	17/3/22	16/3/22	15/3/22	14/3/22		Topics covered on date	SUBJECT NAME: MPMC SUBJECT CODE:- 一代3	BHUBANESWAR.
46 2	2 25	25	4 k	93	24	18	01		Total no. of students present	(S MC	
1	-	-		See		/	>		Verified By HOD		
					A	>			Verified by the principal		
			-						Remar k		

Intruction Set and Assembly Language Programming Jata & Differentiate between one-byte, two-byte distructions with examples J modes in instructions with suitable examples Set of 8085(Data Transfer, Arithmetic, Logical, Branching, Stack& I/O, Machine Set of 8085(Data Transfer, Arithmetic, Logical, Branching, Stack& I/O, Machine Set of 8085(Data Transfer, Arithmetic, Logical, Branching, Stack& I/O, Machine Set of 8085(Data Transfer, Arithmetic, Logical, Branching, Stack& I/O, Machine Set of 8085(Data Transfer, Arithmetic, Logical, Branching, Stack& I/O, Machine Set of 8085(Data Transfer, Arithmetic, Logical, Branching, Stack& I/O, Machine Set of 8085(Data Transfer, Arithmetic, Logical, Branching, Stack& I/O, Machine Set of 8085(Data Transfer, Arithmetic, Logical, Branching, Stack& I/O, Machine Set of 8085(Data Transfer, Register Pair, More than Two Register) YH (12) Counting & Indexing (CaliU,JNP etc). Counting & Indexing (CaliU,JNP etc). Bolck Transfer YH (1/2) Set of 8085 (Data Transfer in the analy) YH (1/2) Set of adata Operation. Block Transfer YH (1/2) Set of Itiming diagram for 8085 instruction rycle & discuss the YH (1/2) Setowen two numbers YH (1/2) Setowen The memory read, memory write, I/O read, I/O write machine cycle. YH (1/2) Setowen for memory read, memory write, I/O read, I/O write machine cycle. YH (1/2) Setowen for memory mapping & U/O Mapping<		25 Conce	24 Draw a	-	-	Unit-3: 1	21 Memory	20 Array Ha	19 Compa	18 Code co	17 Stack &	16 Looping	15 Counters	14 Logic Op	13 Simple A Simple A	12 Instructio Control)	11 Addressii	10 Addressi	Unit-2: Ir
22/4/12 13/1/2 13/1/2 23/1/	Mapping &Data transfer mechanisms - Memory mapping & I/O Mapping	ticroprocessor Based System Development Aids	neat sketch for the timing diagram for 8085 instruction (MOV, MVI, LDA instruction)	ning diagram for memory read, memory write, I/O read, I/O write machine cycle.	pcode, operand, T-State, Fetch cycle, Machine Cycle, Instruction cycle & discuss the of timing diagram	IMING DIAGRAMS.	& I/O Addressing,	Indling (Largest number & smallest number in the array)		IC &	Subroutine programes	Counting & Indexing (Call/JMP etc).	s & Time delay (Single Register, Register Pair, More than Two Revision	erations (AND, OR, Complement 1's & 2's) & Masking of bits	ssembly Language Programming of 8085 Idition & Subtraction	n Set of 8085(Data Transfer, Anthmetic, Logical, Branching, Stack& I/O., Machine	g modes in instructions with suitable examples	g data & Differentiate between one-byte, two-byte &three-byte instructions with example	struction Set and Assembly Language Programming
	14/2		29/1/22	24/4/22	13/4/22	7+11 has	relation -	8/4/22	z1/4/2	27/4/9	214/22	22/4/12	1. 20.	1. 1. 1. 1. 1.		-	10000	-	
	12 m		24	26	25	1	3 2 0	201	28	28	24	Se	9.4	22	24	22	1k		

11 123

- Interfacing EPROM & RAM Memories or I/O devices I/I / 2 face: 8255 face: 8045 face: 8255 face: 8045 face:	173	51	50	49	48	47	46	-	-	44		-	41	40	-		-	36 8	c	35 B	34 D		32 G	31 Int	30 AD	29 Pro	28 00	0
0 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1	Addression Modes of post	Registers, timers, interruptsof8051Microcontrollers	Memory Organisation-RAM structure, SFR	Signal Descriptionof8051Microcontrollers	Architectureof8051Microcontroller	CISC & RISC processor	8 bit & 16 bit microcontroller	Distinguish between Microprocessor & Microcontroller	Unit-6 Microcontroller (Architecture and Programming-8 bit):	Simple Assembly language programmingusing 8086 instructions	Subb Instruction Set & Programming: Addressing Modes, Instruction Set, Assembler Directives and Operators	Interrupts and Interrupt Service Routines, Interrupt Cycle, Non-Maskable Interrupt, Maskable Interrupt	Maximum Mode& Timings,	AnimumMode&Timings,	eneral Bus Operation& Physical Memory Organisation	ignal Descriptionof 8086	ternal architecture of 8086	Sister Organisation of 8086	Nit-5 Microprocessor (Architecture and Programming-8086-16 hit)	ssic concept of other Interfacing DMA controller, USART	sign interface for stepper motor control using 8255.	sign Interface a traffic light control system using aprice	nerate square waves on all lines of 8255	ertacing Seven Segment Displays	C & DAC with Interfacing	grammable Peripheral Interface: 8255	ncept of Address decoding for I/O devices	ncept of Memory Interfacing - Interfacing EPROM & RAM Memories
24 24 24 24 24 24 24 24 24 24 24 24 24 2	+1/20/	111	4/21	1010	21/14	a/ch	-40	146/22	1 6110	215100	36/2/22	- 40-	12/5/22	1 · · ·	26/5/22	11/2/11	24/2/22		+1 / 5 /0°	13/2/22	t1/5/61	11/2/11	10/5/22	1/5/22	4/5/22	5/5/22	415/22	
		1	T	+	+	+	+	-	-	-			-	T	24		24		24	124	25	24	26	4	22	44	36	
	1	1 300-		1	/	+	0	1.000	1		>				1	2 21				2				1 star			•	

Simple 8051 Assembly Language ProgrammingArithmetic & Logic Instructions , JUMP, LOOP, CALL Instructions, I/O Port Programming Interrupts, Timer & Counters Serial Communication Microcontroller 57 SIGN OF FACULTY **QUESTIONS & ANSWERS** Microcontroller Interrupts and Interfacing to 8255 E SIGN OF HOD SIGN OF PRINCIPAL 4